


Q NO: 1 (a) → BASE IS LIGHTLY DOPED: central region

of a transistor is called base which controls flow of charge carriers from emitter towards the collector.

• Less Resistance: Depletion region will be thin of the order of micron ($10^{-6}m$) due to light doping of base. This will cause its resistance to decrease.

Diagram:



• Maximum flow of charge carrier: Due to light doping, majority charge carriers flow from emitter to collector.

(b) → COLLECTOR REGION IS LARGER IN SIZE: Collector region collects charge carriers. Due to interaction of charge carriers, collector region heats up and all heat is dissipated.

• Prevent Overheating: Collector region is made greater than emitter and base so that heat can dissipate & collector doesn't burn.

Get admission in our institute

"SochBadloByMAK"

For Online Classes Admission details

Contact WhatsApp: +92 331 5014353

Q NO 2 → Forward bias: Emitter-Base junction

→ Reverse bias: collector base junction.

→ Applying voltage: Given that

$V_{ec} > V_{bb}$, majority charge carriers flow to collector region from base.

→ Minute base current:

• Base is very lightly doped contributing to very small base current. Base region is very thin of the order of micron ($10^{-6}m$).


• V_{cc} is very high potential voltage thus collector current is high.

→ Mathematically:

$$I_E = I_B + I_C$$


Majority of I_E is converted into I_C .

Diagram:



Q NO 3: (Page 4/6) → Forward Biasing the Emitter-Base Junction:

This biasing decreases width of depletion region which decreases forward resistance. Hence a large number of charge carriers move from emitter region to base region.



→ Reverse Biasing the Collector Base Junction:


This reverse voltage is essential for establishing large collector current.

→ When this biasing is reversed: If emitter base junction is reverse biased, depletion region becomes wide causing great hindrance to flow of charge.

Get admission in our institute
"SochBadloByMAK"
For Online Classes Admission details
Contact WhatsApp: +92 331 5014353

Q NO 4: → NPN TRANSISTOR:


Diagram:



• Sandwiched Region: A P-Type region is sandwiched between two N-Type regions.

• Biasing: Forward biased voltage at emitter-base junction V_{BB} will move the free electrons from emitter to base region which are swept toward collector region.

→ PNP TRANSISTOR:



• Sandwiched Region: N-Type region is sandwiched b/w two P-Type Regions.

• Biasing: Forward biased voltage at emitter-base junction V_{BB} will shift electron holes from emitter to base region which are swept towards collector region due to large reverse biased voltage V_{CC} .

Q NO 5: N-TYPE MATERIAL || P-TYPE MATERIAL

(i) Doping

→ Pure semiconductor doped w/ pentavalent impurity like Phosphorous || → Pure semiconductor doped w/ trivalent impurity like Boron


(ii) Role of Impurity Atoms

→ Impurity atom acts like donor || → Impurity atoms act like acceptors

(iii) Majority Carriers

→ Negative charge carriers or electrons are majority carriers || → Positive charge carriers or electron holes are majority carriers

(iv) Diagram



Get admission in our institute

"SochBadloByMAK"

For Online Classes Admission details

Contact WhatsApp: +92 331 5014353

Q NO 6 : → NEUTRAL NATURE OF P-TYPE SEMICONDUCTOR :

A P-Type semiconductor is obtained as a result of doping trivalent impurity like Boron belonging to group III.


• Neutral pure semiconductor atoms: Semiconductor atoms are electrically neutral

• Neutral impurity atoms: The impurity added is also electrically neutral

• Overall effect: As impurity and pure semiconductor atoms are neutral, P-Type material is also neutral

→ CONCLUSION: Thus P-Type material can be negatively charged only if its hole gain electrons from external source

Diagram:




QNO 1: Common emitter configuration is preferred as compared to common base and common collector because;

→ REASONS

(i) High input impedance: Common emitter mode has high input impedance and low output impedance

Diagram:



(ii) High voltage and current gain: CE mode has high current and voltage gain

(iii) High power gain: CE mode has very high power gain (iv) stable output signal: CE mode has most stable signal at output.


→ MATHEMATICALLY: current gain $\beta = \frac{I_c}{I_b}$

Get admission in our institute
 "SochBadloByMAK"
 For Online Classes Admission details
 Contact WhatsApp: +92 331 5014353

QNO 8: → TRANSISTOR AS AN AMPLIFIER: Common Emitter (CE) configuration is commonly used for amplification.

• current gain: signal to be amplified is provided between base and emitter, it will change input base current. In other words we can say that input signal adds up with 'V_{BE}' and emitter along with base current increase causing collector current to increase developing an amplified output signal.

→ Diagram:



→ Mathematically: $\beta_{gain} = \frac{I_c}{I_b}$
 gain of amplifier, $\frac{\Delta V_o}{\Delta V_{in}} = -\beta \frac{R_c}{R_i}$

Q No 9: → GIVEN: silicon atoms = 10^{10}
trivalent atoms = 10

Temperature = 25°C

→ REQUIRED: free electrons = ? ①
electron holes = ? ②

→ SOLUTION:

① We know that 1 trivalent impurity = 1 electron hole
thus 10 trivalent atoms = 10 electron holes

② Due to doping no free electrons will be generated
but at 25°C some electrons break their covalent
bonds due to thermal effect and electron holes also appear

→ RESULT: Total number of charge carriers
will be 10 holes + holes created due to thermal
effect corresponding to equal number of free electrons.

Get admission in our institute

"SochBadloByMAK"

For Online Classes Admission details

Contact WhatsApp: +92 331 5014353